|
|
|
www.lightweightcrypto.org
Your ressource for everything related to efficient cryptography |
|
|
|
|
|
Possible filter: crypto Assembly Active filter: ASIC lightweight
|
|
A Survey of Lightweight-Cryptography Implementations | Author: T. Eisenbarth, S. Kumar, L. Uhsadel, C. Paar, A. Poschmann | Description: The tight cost and implementation constraints of high-volume products, including secure RFID tags and smart cards, require specialized cryptographic implementations. The authors review recent developments in this area for symmetric and asymmetric ciphers, targeting embedded hardware and software. In this article, we present a selection of recently published lightweight-cryptography implementations and compare them to state-of-the-art results in their field. | | @INCOLLECTION{ieee2007 author = {T. Eisenbarth, S. Kumar, L. Uhsadel, C. Paar, A. Poschmann}, title = {{A Survey of Lightweight-Cryptography Implementations}}, booktitle = {A Survey of Lightweight-Cryptography Implementations}, publisher = {IEEE Design \& Test of Computers}, year = {2007}, } | Related Tags: ASIC, lightweight, crypto | go to paper open in new window/tab | | Performance Analysis of Contemporary Light-Weight Block Ciphers on 8-bit Microcontrollers | Author: S. Rinne, T. Eisenbarth, C. Paar | Description: This work presents a performance analysis of software implementations of ciphers that are specially designed for the domain of ubiquitous computing. The analysis focuses on the special properties of embedded devices that need to be taken into account like cost (given by memory consumption) and energy requirements. The discussed ciphers include DESL, HIGHT, SEA, and TEA/XTEA. Assembler implementations of the ciphers for an 8-bit AVR microcontroller platform were analyzed and compared with a byte-oriented AES implementation. While all ciphers fail to outperform AES on the discussed 8-bit platform, TEA/XTEA and SEA at least consume significantly less memory than the AES. | | @INCOLLECTION{speed2007 author = {S. Rinne, T. Eisenbarth, C. Paar}, title = {{Performance Analysis of Contemporary Light-Weight Block Ciphers on 8-bit Microcontrollers}}, booktitle = {ecrypt workshop SPEED - Software Performance Enhancement for Encryption and Decryption}, publisher = {-}, year = {2007}, } | Related Tags: VHDL, lightweight, Assembly, ASIC | go to paper open in new window/tab | | Sidechannel Resistant Lightweight ASIC Implementations of DES and AES | Author: A. Poschmann | Description: In this thesis, we investigate a new lightweight cipher based on DESX. We investigate the design criteria of DES presented in [Cop94] and derive stronger design criteria. We show that S-boxes, which satisfy our new design criteria are more resistant against both differential and linear cryptanalysis. Our new cipher DLX is similar to DES or DESX, respectively, except for the f-function. DES uses eight different S-boxes, whereas our cipher only repeatedly uses one improved S-box (eight times). The implementation results show that our new cipher DLX requires less chip size, less energy, and is more secure against both differential and linear cryptanalysis. We also show that DLX requires 40% less chip size, 85% less clock cycles, and consumes only about 10% of the energy than the best AES implementation with regard to RFIDs needs [FDW04]. In this thesis we also investigate side channel attacks on AES. We present a size- optimised VHDL design of the AES and its results for a standard cell implementation. We show, that this ASIC can easily be broken with a simple power analysis (SPA). | | @INCOLLECTION{2005_DA_DESL_Poschmann_2005 author = {A. Poschmann}, title = {{Sidechannel Resistant Lightweight ASIC Implementations of DES and AES}}, booktitle = {Sidechannel Resistant Lightweight ASIC Implementations of DES and AES}, publisher = {Chair for Communication Security}, year = {2005}, } | Related Tags: S-box, ASIC, VHDL, lightweight, crypto, embedded | go to paper open in new window/tab | | New Lightweight Crypto Algorithms for RFID | Author: G. Leander, C. Paar, A. Poschmann, K. Schramm | Description: The authors propose a new block cipher, DESL (DES lightweight extension), which is strong, compact and efficient. Due to its low area constraints DESL is especially suited for RFID (radiofrequency identification) devices. DESL is based on the classical DES (data encryption standard) design, however, unlike DES it uses a single S-box repeated eight times. This approach makes it possible to considerably decrease chip size requirements. The S-box has been highly optimized in such a way that DESL resists common attacks, i.e., linear and differential cryptanalysis, and the Davies-Murphy-attack. Therefore DESL achieves a security level which is appropriate for many applications. Furthermore, we propose a light-weight implementation of DESL which requires 45% less chip size and 86% less clock cycles than the best AES implementations with regard to RFID applications. Compared to the smallest DES implementation published, our DESL design requires 38% less transistors. Our 0.18mum DESL implementation requires a chip size of 7392 transistors (1848 gate equivalences) and is capable to encrypt a 64-bit plaintext in 144 clock cycles. When clocked at 100 kHz, it draws an average current of only 0.89muA. These hardware figures are in the range of the best eSTREAM streamcipher candidates, comprising DESL as a new alternative for ultra low-cost encryption. | | @INCOLLECTION{desl-iscas_2007 author = {G. Leander, C. Paar, A. Poschmann, K. Schramm}, title = {{New Lightweight Crypto Algorithms for RFID}}, booktitle = {Proceedings of The IEEE International Symposium on Circuits and Systems 2007 -- ISCAS 2007}, publisher = {IEEE}, year = {2007}, } | Related Tags: S-box, ASIC, VHDL, lightweight, crypto | go to paper open in new window/tab | | Hardware Optimierte Lightweight Block-Chiffren für RFID- und Sensor-Systeme | Author: A. Poschmann, C. Paar | Description: In diesem Artikel wird ein Überblick über leichtgewichtige Kryptographie (lightweight Cryptography) gegeben. Weiterhin werden die beiden neuen auf Hardware optimierten Chiffren DESL und PRESENT näher vorgestellt. Der anschließende Vergleich der Implementierungsergebnisse mit anderen kürzlich vorgeschlagenen Blockchiffren wie mCrypton, HIGHT oder CLEFIA zeigt, dass DESL und PRESENT weniger Chipfläche verbrauchen. Ebenfalls können beide Algorithmen überraschenderweise sogar mit kürzlich ver¨offentlichten, auf Hardware optimierten Stromchiffren (Trivium und Grain) konkurrieren. | | @INCOLLECTION{kryptoITuP2007 author = {A. Poschmann, C. Paar}, title = {{Hardware Optimierte Lightweight Block-Chiffren für RFID- und Sensor-Systeme}}, booktitle = {INFORMATIK 2007 - Informatik trifft Logistik}, publisher = {LNI}, year = {2007}, } | Related Tags: lightweight, VHDL, ASIC | go to paper open in new window/tab | |
|
|
|
|
Monday, 06. May 2024 05:05:53 AM - www.lightweightcrypto.org |
|
|